2 docs tagged with "NLTK"

SystemVerilog-based processor state-aware test generation framework supporting 50+ verification engineers. Generates billions of instructions daily across ARC processor families.

LLM-powered verification failure triage with MCP access to logs, traces, and FSDB waveforms. Evolved from a Master's thesis ML anomaly detector.