2 docs tagged with "Cov2Gen"

ML-based configuration space optimization tool that reduced verification effort by 50%+ for ARC Processor IP using intelligent coverage optimization.

SystemVerilog-based processor state-aware test generation framework supporting 50+ verification engineers. Generates billions of instructions daily across ARC processor families.